Technical Paper

Chip-Last HDFO Interposer-PoP



This paper will discuss package-level characterizations on the interposer-PoP with HDFO RDL routing layer, package z-height evaluation, temperature-dependent package warpage measurements and package-level reliability tests conducted in accordance with JEDEC.
Amkor Technology, Inc.

Complete this form to download this Technical Paper.
Your Name


Your E-mail
Your Company


Your State, or Country if outside USA

More Technical Papers
Keys to Component Lead Tinning Success
How Semiconductor Fabricators are Working Through Global FFKM Shortages
Mobile Antennas and Power Devices that Break the Mold
Atmospheric Oxygen-only Plasma for Decapsulation of Advanced Packages
Effects of Long-Term Storage on Mechanical and Electrical Integrity
The Great Debate: Ball Bonding vs Wedge Bonding
Chip-Last HDFO Interposer-PoP
Air Gap, Buried Layer and Micro-Channel Measurement
Essential Practices for Gold Mitigation of Electronic Components
The Journey to Full-Scale Semiconductor Packaging Manufacturing

Full Technical Paper List
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address