April 15, 2026

How to Plan Agentic AI Deployment for Chip Design AI in semiconductor design has become mainstream as over 50% of advanced nodes use it. Agentic AI shifts EDA from task-specific optimization to autonomous orchestration, delivering up to 10–100× productivity gains while reshaping workflows and engineering strategy. EE Times

Sponsor How to Wire Pull? Learn how to perform an optimal pull test on wires or ribbons. This extensive guide also covers loop height measurement, vector pull, and SMD gull-wing leads pull. Download now. xyztec

Samsung 2nm Yields Reportedly at ~55%, Below Mass Production Threshold; Qualcomm May Opt for TSMC Samsung struggles with 2nm yields in the mid-50% range, dropping near 40% after processing—below mass production needs. Lagging TSMC's 60–70%, it risks losing top clients, though Tesla and smaller partners offer limited momentum. TrendForce

The Economics of Electronic Component Salvage and Reuse This paper explores the feasibility and benefits of salvaging and reconditioning the leads and pads of electronic components, focusing on high-value components such as microprocessors, microcontrollers, and artificial intelligence chips. Technical Paper

Sponsor 2026 IEEE ECTC – May 26-29 in Orlando The Electronic Components & Technology Conference delivers the best in packaging, components & microelectronic technologies, held at the JW Marriott & The Ritz-Carlton Grande Lakes Resort, Orlando, FL. ECTC

Heterogeneous NPU Data Movement: What The Execution Flow Shows Heterogeneous NPUs divide tasks across MAC arrays and DSPs, but shuttling intermediate data through shared memory raises power use, latency, and bandwidth demands. Intel Gen 4 results show attention-stage transfers growing with model complexity. Semiconductor Engineering

China Reportedly Closes AI Performance Gap with U.S., Stanford Report Says; Anthropic Leads by Just 2.7% A Stanford Institute for Human-Centered Artificial Intelligence report shows China closing the AI gap with the U.S., as models trade leads. Despite U.S. strength in patents and investment, talent inflows fall while firms like OpenAI and Google team up to counter rivals. TrendForce

Sponsor 3 Ways to Increase Plasma Uniformity Process temperature is the most important parameter in the plasma process. Process temperature has primary control over etch rate and has a secondary effect on etch uniformity. Read more. Plasma Etch

Technical Papers Alpha Particle Emissions: An Overlooked Risk for Soft Errors in Advanced Packaging Revolutionizing IC Packaging with High-Density RDL Technology EOTPR Fine pitch probing for die-to-die interconnect failure analysis in chiplet devices Die-on-Tab for Compound Semiconductors: Enabling Advanced RF Power Systems Package Assembly Design Kits: The Future of Advanced Package Design Novel Molded FCBGA Package Platform For Highly Reliable Automotive Applications Eliminating Interfacial Delamination in High-Power Automotive Devices MORE TECHNICAL PAPERS

Sponsor OntosIS Atmospheric Plasma System The ONTOS Plasma Head is available for integration into third party equipment. The Plasma Curtain is available in several widths to enable optimization of the gas consumption on smaller devices. Ontos Equipment Systems

Samsung Reportedly Lifts HBM4 Logic Die Prices by 40–50% Amid AI Boom; 4nm at Full Capacity Samsung hikes HBM4 logic die prices 40–50% as AI demand surges, leveraging tight 4nm capacity and rising shipments. Stronger yields and Big Tech demand boost foundry outlook, with profitability expected by Q4 2026 and losses narrowing sharply in 2027. TrendForce

China's YMTC eyes expansion with two new chip plants Yangtze Memory Technologies pushes ahead with three fabs—two new and one nearing completion—to potentially double capacity despite US export curbs. The move lifts NAND and DRAM output, strengthens China's supply chain, and intensifies rivalry with global leaders. Invezz

Sponsor AIT ORMET® TLPS for Component Attach AIT ORMET®TLPS is proven for outstanding reliability for component attaches and MLCC build-up for high temperature applications beyond 175ºC Ormet® TLPS

BSC Spinoff to Secure Chips for Critical Infrastructure BSC and UPC launch Safe and Secure Technologies to design auditable secure chips for critical infrastructure, targeting EU technological sovereignty. The spinoff develops a Safety Island module that monitors processors, detects faults, and prevents failures in essential systems. EE Times

The Smart Advantage: How Artificial Intelligence Is Transforming Inspection And Metrology In Semiconductor Manufacturing AI is transforming semiconductor inspection and metrology by replacing manual methods with fast, adaptive defect detection. It boosts accuracy, lifts yields, and enables real-time in-line analysis, while addressing data security risks and driving fabs toward autonomous operations. Semiconductor Engineering

Sponsor IR Layer Release Technology for 3D Packaging and Logic Scaling Ultra-thin layer transfer from silicon carriers with nanometer precision using an IR laser and inorganic release layers revolutionizes 3D packaging & logic scaling. EV Group

Research Bits: Apr. 14 Researchers across universities develop advanced memristors that combine secure authentication with computing, endure extreme temperatures, and use DNA–perovskite hybrids for low-power, high-capacity storage, advancing edge security, AI efficiency, and next-gen memory systems. Semiconductor Engineering

China quietly profits from US AI boom despite Washington's tech curbs: research China benefits indirectly from America's $2 trillion AI data centre boom as Asian supply chains absorb surging US demand for chips and electronics, with Taiwan and South Korea leading exports, while ongoing trade restrictions reshape but do not break linkages. South China Morning Post

Sponsor New Quadra Pro Manual X-Ray System Sets a new standard for high-resolution 3D/2D manual inspection with exceptional image clarity and reduced noise levels Learn more. Nordson TEST & INSPECTION

Samsung 2nm yields reportedly remain below mass production threshold Samsung Electronics nears a technical milestone in its 2nm process but low yields still fall short of stable mass production requirements raising concerns about its ability to attract major foundry customers for next-generation chips segment. Digitimes

Sponsor Advanced Packaging and Electronic Assembly Cleaning Fluid Innovation This paper will present aqueous cleaning technology innovations to address the challenges of cleaning highly dense electronic hardware. Read more. KYZEN